HIT Consultant Insightful coverage of healthcare innovation
> Mentor Graphics > Comparison of VHDL, Verilog and SystemVerilog
 

Comparison of VHDL, Verilog and SystemVerilog

White Paper Published By: Mentor Graphics
Mentor Graphics
Published:  Sep 11, 2009
Type:  White Paper
Length:  7 pages

"As the number of enhancements to various Hardware Description Languages (HDLs) has increased over the past year, so too has the complexity of determining which language is best for a particular design. Many designers and organizations are contemplating whether they should switch from one HDL to another. This paper compares the technical characteristics of three, general-purpose HDLs: * VHDL (IEEE-Std 1076): A general-purpose digital design language supported by multiple verification and synthesis (implementation) tools. * Verilog (IEEE-Std 1364): A general-purpose digital design language supported by multiple verification and synthesis tools. * SystemVerilog: An enhanced version of Verilog. As SystemVerilog is currently being defined by Accellera, there is not yet an IEEE standard."



Tags : 
comparison of vhdl, verilog and systemverilog, mentor graphics, hardware description languages (hdls), vhdl (ieee-std 1076), verilog (ieee-std 1364), ieee standard, accellera